## Lesson Plan

Faculty: Heenakausar Pendhari


|  |  |  |  |  | students the importance of <br> course out comes. <br> Introduction to digital <br> system. |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |




| 33,34 | $\begin{array}{\|l\|} \hline 9 / 9 / 19,11 / 9 / \\ 19 \end{array}$ | Designing UP Down counter |  | $\begin{aligned} & \text { ELX } \\ & 303.3 \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{PO} 1, \mathrm{P} \\ \mathrm{O} 2, \mathrm{P} \\ \mathrm{O} 3 \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 35,36 | $\begin{aligned} & \text { 13/9/19,16/9 } \\ & / 19 \end{aligned}$ | Mod counters using FFs, Ring counter. |  | $\begin{aligned} & \text { ELX } \\ & 303.3 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{PO} 1, \mathrm{P} \\ & \mathrm{O} 2, \mathrm{P} \\ & \mathrm{O} 3 \end{aligned}$ |  |
| 37,38 | $\begin{aligned} & \text { 17/9/19,18/9 } \\ & / 19 \end{aligned}$ | Shift registers, SISO,SIPO. PISO, PIPO, universal shift register. |  | $\begin{aligned} & \hline \text { ELX } \\ & 303.3 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{PO} 1, \mathrm{P} \\ & \mathrm{O} 2, \mathrm{P} \\ & \mathrm{O} 3 \end{aligned}$ |  |
|  | 20/9/19 | ASSIGNMENT-2 |  |  |  |  |
| Mod | Logic |  |  |  |  |  |
| 39 | 20/9/19 | Study of logic family TTL, characteristics parameters. |  | $\begin{aligned} & \text { ELX } \\ & 303.4 \end{aligned}$ | PO1 |  |
| 40 | 23/9/19 | Transfer characteristics of TTL NAND. Study of CMOS |  | $\begin{aligned} & \text { ELX } \\ & 303.4 \end{aligned}$ | PO1 |  |
| 41 | 24/9/19 | Transfer characteristics of TTL NAND. Study of CMOS |  | $\begin{aligned} & \text { ELX } \\ & 303.4 \end{aligned}$ | PO1 |  |
| 42 | 25/9/19 | Interfacing CMOS to TTL and TTL to CMOS |  | $\begin{aligned} & \text { ELX } \\ & 303.4 \end{aligned}$ | PO1 |  |
| 43 | 27/9/19 | ECL working and characteristics |  | $\begin{aligned} & \text { ELX } \\ & 303.4 \end{aligned}$ | PO1 |  |
| 44 | 30/9/19 | Discussion of university Question papers |  |  |  |  |

## Text Books:

1. R. P. Jain, Modern Digital Electronics, Tata McGraw Hill Education, Third Edition 2003.
2. John F. Warkerly, Digital Design Principles and Practices, Pearson Education, Fourth Edition, 2008.

## Reference Books:

1. A. Anand Kumar, Fundamentals of Digital Circuits, PHI, Fourth Edition, 2016.
2. Morris Mano / Michael D. Ciletti, Digital Design, Pearson Education, Fourth Edition, 2008.
3. Donald P. Leach / Albert Paul Malvino / Gautam Saha, Digital Principles and Applications, The McGraw Hill, Seventh Edition, 2011.
4. Thomas L. Floyd, Digital Fundamentals, Pearson Prentice Hall, Eleventh Global Edition, 2015.
5. Charles H. Roth, Fundamentals of Logic Design, Jaico Publishing House, First Edition, 2004.
6. Norman Balabanian/ Bradley Carlson, Digital Logic Design Principles, John Wiley \& Sons, First Edition, 2011.

## Examination Scheme

| Module |  | Lecture <br> Hours | Marks distribution in <br> Test (For internal <br> assessment/TW) |  | Approximate Marks <br> distribution in Sem. <br> End Examination |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Test 1 | Test 2 |  |  |  |  |
| 1 | Number System and <br> codes | 6 | 5 |  | 15 marks |
| 2 | Logic Gates and <br> Boolean Algebra | 08 | 5 |  | 30 marks |
| 3 | Combinational Logic <br> circuits and Hazards | 12 | 10 |  | 30 marks |
| 4 | Logic Families Logic | 06 |  | 02 | 15 marks |
| 5 | Sequential <br> Principles |  | 10 | 30 marks |  |
| 6 | Counters and <br> Registers | 08 |  | 08 | 20 marks |

## Internal Assessment: (IA):

Two tests must be conducted which should cover atleast $80 \%$ of the syllabus. The average marks of both the test will be considered as final IA marks.

## End Semester Examination:

1. Question paper will comprise of 6 questions, each carrying 20 marks.
2. The students need to solve total 4 questions.
3. Question No. 1 will be compulsory and based on entire syllabus.
4. Remaining question (Q. 2 to Q .6 ) will be set from all the modules.
5. Weightage of marks will be as per Blueprint.

| Submitted By | Approved By |  |  |
| :--- | :--- | :---: | :---: |
|  |  |  |  |
| Prof. Heenakausar . Y. Pendhari | ii) Prof. K. Narayanan Sign: |  |  |
|  | ii) Prof. Sapna Prabhu Sign: |  |  |
| Sign: | iii) Prof. Shilpa Patil Sign: |  |  |
|  | iv) Prof. Monica Khanore Sign: |  |  |
|  |  |  |  |
|  | Date of Approval: |  |  |
| Date of Submission:15/7/19 |  |  |  |
|  |  |  |  |
| Remarks by PAC (if any) |  |  |  |



Page | 8

