## **PART B**

**Criterion 1 - Curricular Aspects** 

**Key Indicator – 1.1 Curricular Planning and Implementation** 

1.1.1 - SUPPORTING DOCUMENTS

# FR. Conceicao Rodrigues College of Engineering

# 1.1.1 Supporting Documents

Sr.No.	Document Name	Page No.
1	Executive Committee Constitution Circular.	3
2	Minutes of Executive Committee.	4
3	Department Advisory Board formation Circular.	6
4	Minutes of Department Advisory Board.	8
5	Program Assessment Committee formation Circular.	17
6	Minutes of Program Assessment Committee.	20
7	Sample Lesson Plan. (CO, Mappings, Tools, Content Beyond	23
	Syllabus, CG, Lecture/ Lab plans)	
8	Sample Guest Lectures proofs/Activity for Content Beyond	42
	Syllabus and Curriculum Gap.	
9	Sample Excel CO Attainment calculation.	43
10	Final Year Project Assessment	48
11	Sample Academic audit report.	49

#### SAMPLE- CIRCULAR EXECUTIVE COMMITTEE MEETING

FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING Fr. Agnel Ashram, Bandstand, Bandra (West), Mumbai - 400 050.

Ref .: CRCE / 2019 / 424

Date: October 14, 2019.

#### NOTICE

To.

The Executive Committee Members

A meeting of the Executive Committee is scheduled on Wednesday, 16<sup>th</sup> October 2019 at 10.30 AM in the Conference Room (Fifth Floor) to discuss the following matters.

#### **AGENDA**

- 1. Academic Matters
- 2. Readiness for NAAC Visit

Any other matter with the permission of the Chair.

All the members are requested to attend.

(DR. SRIJA UNNIKRISHNAN)
PRINCIPAL

1. Dr. V.S. Jorapur, HOD - Production Engg.

Dr. Sapna Prabhu, HOD – Electronics Engg.

3. Dr. B.S. Daga, HOD - Computer Engg.

4. Dr. Jagruti Save, HOD - Info. Tech.

5. Dr. Hemant Khanolkar, HOD - Hum. & Sci.

6. Dr. S.K. Surve, Dean - Academics

7. Dr. D.V. Bhoir, Dean - Students Affairs

8. Dr. Bhushan Patil, Dean - Research & Development 6

9. Dr. V.S. Bilolikar, Examination Cell Incharge

8. Mr. Mahesh Sharma, Training & Placement Officer 2

10. Mr. Chandrashekhar Shetty, Registrar

#### SAMPLE- MINUTES EXECUTIVE COMMITTEE MEETING

# FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING

Fr. Agnel Ashram, Bandstand, Bandra (W), Mumbai - 400 050.

MINUTES OF THE EXECUTIVE COMMITTEE MEETING HELD ON 20<sup>TH</sup> JULY 2019 IN THE CONFERENCE ROOM (FIFTH FLOOR) AT 10.00 AM

#### MEMBERS PRESENT:

1. Dr. Srija Unnikrishnan (In the Chair)

2. Dr. V.S. Jorapur

3. Dr. Sapna Prabhu & Aar

4. Dr. B.S. Daga

5. Dr. Jagruti Save

6. Dr. Hemant Khanotkar

7. Dr. D.V. Bhoir

8. Dr. S.K. Surve

9. Dr. Bhushan Patil

10. Mr. Mahesh Sharma

Principal welcomed the members.

Principal briefed members that the main agenda of the meeting is to take follow-up on the agenda items discussed in the previous HODs and Deans meeting held on 29<sup>th</sup> June 2019.

The following discussions were held:

#### Item No.1: Project based learning

Principal told members to implement Project based learning at all levels possible – individual subjects, Mini Projects, Dept. wise projects. She said that the objective behind the concept of project based learning it is to engage or get maximum students involved in Projects, thereby enhancing their learning and placement prospects.

Dr. Sapna Prabhu commented that through Project Cell, some projects have been initiated for the E-Yantra competition. Groups of 4 students each from SE & TE classes have been formed and they are assigned the mentors.

Dr. Jagruti Save, informed that many mini-projects are going on in the IT Dept. The third year students are engaged in 4 hours separate project which was started during their second year. Under this project, students have developed 2 modules for website which can facilitate easy data collection. The project is still going on. The problem statement for second Year students is yet to be given. Many students are doing NPTEL courses and internships.

#### Item No.2: Innovative experiment for each lab. course

For every lab course, each student group can design and implement one innovative experiment, related to the subject. The respective faculty can guide the students. The best innovative experiment subjectwise / yearwise / department wise can be given recognition.

#### Item No.3: Academic Monitoring

 HODs will follow up the Lesson plan, Tutorial/Practical plan submitted by faculty.

- Principal apprised members about the change in FE term commencement date, as the CAP round reporting has been extended. Induction Programme, spread across the year, should be held as specified by the University. Institute should award certificates to all students on successful completion of the Induction Programme, based on their report and presentation. Dr. Hemant Khanolkar read out the schedule of the Induction Programme. Principal told Dr. Khanolkar to prepare an action plan, work out the logistics and keep records of the programmes for issue of certificates.
- Dr. Khanolkar informed that FE Results have been declared and the overall passing percentage of students is 74%. He read out subjectwise and branchwise passing percentages. Student from Production Engg. branch, Mr. Amit Dubey, stood overall first.
- It was decided to hold FE faculty meeting on the coming Monday. Chapter
  wise notes are to be prepared by faculty for first year students. Hard copy
  as well as soft copy of the notes can be given to first year students.
- Principal told that faculty members should start doing attendance entries from 19<sup>nd</sup> July 2019.

#### Item No.4: Effective use of laboratory slots

- Principal expressed concern that the Lab sessions are not effectively
  utilised. Placement companies had mentioned about the poor Practical
  knowledge and experience of students. The tendency of
  copying/downloading codes/expt. design should be curtailed. Teachers
  should give multiple and challenging problems to students in the same
  batch, so that students find solutions on their own. If required, internet can
  be disabled during specific lab sessions.
- HODs can identify good departmental projects which can be preserved and students re-imbursed, with proper bills. Project competitions can be held department-wise.

There was no other item for discussion.

Principal thanked members for attending the meeting and their active participation.

(Dr. SRIJA UNNIKRISHNAN) PRINCIPAL

#### Copy to:

- Rev. Fr. Peter D'Souza, Local Superior for information
- 2. Rev. Fr. Valerian D'Souza, Director for information
- 3. Dr. V.S. Jorapur 4. Dr. Sapna Prabhu 5. Dr. B.S. Daga
- 6. Dr., Jagruti Save 7. Dr. Hemant Khanolkar 8. Dr. D.V. Bhoir
- 9. Dr. S.K. Surve 10. Dr. Bhushan Patil 11. Dr. V.S. Bilolikar
- 12. Mr. Mahesh Sharma 13. Mr. C.B. Shetty

#### SAMPLE- CIRCULAR DEPARTMENT ADVISORY BOARD MEETING

# FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING Fr. Agnel Ashram, Bandstand, Bandra (west), Mumbai 400050

Department of Computer Engineering

Ref/: CRCE/COMPS/2018\_19/DAB/5

Date: 18th June 2019.

#### CIRCULAR

The Fifth meeting of Departmental Advisory Board(DAB) is scheduled to be held on 26th June 2019 in Computer Lab 6th floor at 10.00AM

#### Agenda

- 1. Review of Previous DAB Minutes of Meeting.
- 2. To get inputs from experts about the actions to be taken with reference to the NBA committee feedback.
- 3. To discuss the assessment of the attainment of Program Outcomes, Program Specific Outcomes.
- 4. To discuss about Quality Improvement on academic processes.
- 5. To establish Centre of Excellence.
- 6. To promote internship opportunities for students.

Dr B.S. Daga

Head Of the Department,

Department of Computer Engineering,

Fr. Conceicao Rodrigues College of engineering

#### Members:

- 1) Dr. Srija Unnikrishnan (Principal, Fr.C.R.C.E.)
- 2) Dr. B.S.Daga (H.O.D. Computer Dept, Fr.C.R.C.E.)
- 3) Dr Narendra Shekhokar (Academic Expert, H.O.D. DJS College of Engineering)
- 4) Ms. Ipsita Bhattacharya (Industry Expert-Business Analyst at JPMorgan Chase & Co., Corporate Social Responsibility Manager at Trishul (NGO), Director of Strategy at Annadhan)
- 5) Mr. Mohak Gogri (Senior Software Engineer at Mobileum Technologies, Mumbai, Alumni, Fr.C.R.C.E.)
- 6) Mr. Ruben Monteriao (Software Development Engineer, Media.net, Alumni, Fr.C.R.C.E.)
- 7) Ms. Meryl Martis(Associate Software Engineer, BNP Paribas ISPL, Alumni, Fr.C.R.C.E.)
- 8) Prof. Swati Ringe (Program Co-Ordinator, Computer Department, Fr.C.R.C.E)
- 9) Prof. Sujata Deshmukh (Computer Department, Fr.C.R.C.E.)

# FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING

Fr. Agnel Ashram, Bandstand, Bandra (west), Mumbai 400050 Department of Computer Engineering

Ref/: CRCE/COMPS/2018\_19/DAB/5

Date: 26<sup>th</sup> June 2019.

#### DAB MEETING ATTENDANCE

The Fifth meeting of Departmental Advisory Board(DAB) is scheduled to be held on  $26^{th}$  June 2019 in Computer Lab  $6^{th}$  floor at 10.00AM.

#### Agenda

- 1. Review of Previous DAB Minutes of Meeting.
- To get inputs from experts about the actions to be taken with reference to the NBA committee feedback.
- 3. To discuss the assessment of the attainment of Program Outcomes, Program Specific Outcomes.
- 4. To discuss about Quality Improvement on academic processes.
- 5. To establish Centre of Excellence.
- 6. To promote internship opportunities for students.

#### Members:

1) Dr. Srija Unnikrishnan (Principal, Fr.C.R.C.E.)

2) Dr. B.S.Daga (H.O.D. Computer Dept, Fr.C.R.C.E.)

1

3) Dr Narendra Shekhokar (Academic Expert, H.O.D. DJS College of Engineering)

Millar

- 4) Ms. Ipsita Bhattacharya (Industry Expert-Business Analyst at JP Morgan Chase & Co., Corporate Social Responsibility Manager at Trishul (NGO), Director of Strategy at Annadhan)
- 5) Mr. Aditya Desai (Senior Software Engineer at BNP Paribas, Mumbai, Alumni, Fr.C.R.C.E.)
- 6) Mr. Ruben Monteriao (Software Development Engineer, Media.net, Alumni, Fr.C.R.C.E.)

7) Ms. Meryl Martis(Associate Software Engineer, BNP Paribas ISPL, Alumni, Fr.C.R.C.E.)

8) Prof. Swati Ringe (Program Co-Ordinator, Computer Department, Fr.C.R.C.E)

9) Prof. Sujata Deshmukh (Computer Department, Fr.C.R.C.E.)

Jhr.

#### **SAMPLE- MINUTES DEPARTMENT ADVISORY BOARD MEETING**

# FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING Department of Computer Engineering 2019-2020 Minutes of Meeting of DAB

Ref/: CRCE/COMPS/2019 20/DABM/5

Date of meeting: 26<sup>th</sup> June 2019, Venue: 603 Lab

First Prof. Daga welcomed all the members and discussed the agenda of the meeting . Then he started with presentations. Further he discussed about vision and mission of institute and department. Following are points discussed in the meeting during the presentation of Prof. Daga

#### Agenda

- To get inputs from experts about the actions to be taken with reference to the NBA committee feedback.
- 2. To discuss the assessment of the attainment of Program Outcomes, Program Specific Outcomes.
- To discuss about Quality Improvement on academic processes.

#### Discussion and Action:

- 1) Curriculum gap and Content Beyond syllabus
  - Prof. Daga added that for academic year 18-19, department has communicated the curriculum Gap to BOS chairman, Computer. But there is no proper format from university side
  - Prof. Shekokar added that there should be credits or marks for value addition courses in aliened with AICTE curriculum.
  - Ms. Ipsita Bhattacharya suggested that alumni can guide about topics for content beyond syllabus which is industry specific.
- 2) Research paper writing- in discussion following strategies are suggested to improve paper writing for students
  - i. Collaborative assignment for paper presentation during Practical session for Second year ( project based learning)
  - ii. Review paper writing in TE students and one paper on Mini project.
  - iii. Paper presentation compulsory for BE projects.

- To motivate students for paper writing Full paper presentation amount/charges and expenses sponsorship by college.
- Need to create awareness about paper presentation among the students.
- Need of plagiarism checker software for Paper and assignment
- 3) Consultancy, funded project and Centre of excellence
- No funded projects because there is no proper dedicated research lab in the department.
  - Motivate the students to do External final year projects- final year projects with industry or company – take problem definition from different companies
  - Target small companies for Final year projects
  - Develop some dedicated labs for consultancy projects according expertise of faculties and market analysis.
- 4) other issues- suggested by members
  - Need to develop techno-managerial skill in students leadership skills
  - College to college collaboration to get more exposure to the students

  - Need to improve college visibility- suggested to involve many companies in fragmag (college magazine and add messages from CEO of different companies. and in this way we can get more sponsorships for the events.
  - Motivate students to add project contents on Github and add the handle in resume, to watch clear coding video
  - Question paper analysis- not/less attempted questions
  - strong students Harder assignments
  - Internship-
  - Departmental newsletter
  - include case study in subjects

B. s. Daga.

Following members were present in the meeting

Sr. No.	Name of DAB Member	
1	Dr. Narendra Shekokar	H.O.D. Computer Department, D.J. Sanghavi
	- TONG!	College of Engineering, Mumbai
2	Ms. Ipsita Bhattacharya	Business Analyst at JPMorgan
3	Mr. Mohak Gogri	Senior Software Engineer at Mobileum
		Technologies
4	Mr. Ruben Monteriao	Software Development Engineer, Media.net
5	Ms. Meryl Martis	Associate Software Engineer, BNP Paribas
6	Dr. B. S. Daga	HOD, Computer engineering, FRCRCE, Bandra
7	Dr. S. K. Surve	Dean Academics, FRCRCE, Bandra
8	Dr. Sujata P. Deshmukh	Program Coordinator, FRCRCE, Bandra
9	Prof. Swati Ringe	PAC committee member, FRCRCE, Bandra

gest

# FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING

	FR. CONCEICAO RODRIGUES COLLEGE GA
	Department of Computer Engineering
	Form for DAB meeting
	Academic Year 2019-20
	Date: 26 <sup>th</sup> June 2018 Time: 10:00 am
	Venue: Computer Lab 603
<b>3:</b>	Suggestions by DAB Committee Members
u-	
	1) Suggestion for improvements given by the review of NBA Report
(	> PEO, PSO, POs and Cos mapping and attainment need to be well understood by the
1	faculty and applied objectively to improve the teaching - learning.
1	- co should be well define by faculty, need to discuss with irrelat before starty true crapts. Co-po mapping with present by domain expert my subject.
	There is no provision for continuous improvement based on feedback from different stakeholders.
	Please add your suggestion to improve this point
	Need to take teedback from Employer (Resourts).
G	The curriculum gaps need to be identified properly and curriculum difficulties should be brought to the notice of affiliating university.
	Please add your suggestion to improve this point  clericulum gap need to address by Institute  Taken good initiative to Cammus at
	euriculum gap to Bos (Cs) Univery of Muchai
	Please add your suggestion to improve this point. Please Give the name of subject and advanced
	tonics for it
	Coun Exer & NPTEL COUNTRY COURSES.

-	
>	Industry-Institute interaction is mostly limited to expert talks. It should be improved to have
	hands-on experience and working on live projects.
	Pl add your suggestion to improve this point
2)	Suggestion for Center of excellence
1)	Please suggest the area for Center of excellence
	· · · · · · · · · · · · · · · · · · ·
2)	Please suggest the Hardware and software configuration for suggested Center of excellence  - For ML, GPU have H/W is right.
	- Fer ML, apu base H/W is required.
	- Fer ML, apu base H/W is required.
3)	
3)	- For ML aPV have H/W is required.  New labs suggestions collaborate with Lelush's like  TCS, Inforgsis or IIT for new leab Schip.  Please suggest the industries for Industrial visit.
3)	- For ML GPV base H/W is required.  New labs suggestions collaborate with Lolumbius like TCS, Inforgisis or IIT for new leab Schip.  Please suggest the industries for Industrial visit.  Purity Industries Wisit Shrehut should get apporthinities to learn 5/W dev. life cycle
3)	- For ML GPV have H/W is required.  New labs suggestions Collaborate with Identity like  TCS, Inforgis or IIT for new Leeb Schip.  Please suggest the industries for Industrial visit.  Purity Industries Wisit Shedut should get apporthinities to learn 5/W dev. life cycle  Other suggestions.
3)	- For ML GPV base H/W is required.  New labs suggestions collaborate with Lolumbius like TCS, Inforgisis or IIT for new leab Schip.  Please suggest the industries for Industrial visit.  Purity Industries Wisit Shrehut should get apporthinities to learn 5/W dev. life cycle

# FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING

Department of Computer Engineering
Form for DAB meeting
Academic Year 2019-20
Time: 10:00 am
Date: 26 <sup>th</sup> June 201 <u>9</u>
Venue: Computer Lab 603  Suggestions by DAB Committee Members
1) Suggestion for improvements given by the review of NBA Report
As a second of the second of t
faculty and applied objectively to improve the teaching - learning.  Howe an idea of the charge statements  Please add your suggestion to improve this point wild in real life charge statements
Please add your suggestion to improve this point used in real life challings seems
· Be a part of linked In amhamadur programs where students will get
Contract to the state of the st
There is no provision for continuous improvement based on feedback from different stakeholders.
at the second se
Have a dedicated group of Board Members from corporate projection
Please add your suggestion to improve this point  Have a dedicated group of Bhard Members from corporate preferance  courge among to keep needing department head & design a curriculum mat
should help students to bridge the got
> The curriculum gaps need to be identified properly and curriculum difficulties should be brought
to the notice of affiliating university.
Please add your suggestion to improve this point
Take up some online courses from coursera for example: Machine learning by
standard university) These seally help to improve knowledge and make studen
industry ready, apart from having industry ready costificates
> There is not much happening beyond syllabus.
Please add your suggestion to improve this point. Please Give the name of subject and advanced
topics for it.   > Trite lectures farm IIT for 2 to 3 days courses
Encourage industry imports to talk about up coming
bugging topics and train students
3) conduct carification course works hops over the semest
break for interested students ( &g. Python)
y Introduce uncepts like Agile software pevelopment model
as industry things on it.

# Department of Electronics and Computer Science

#### FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING

Fr. Agnel Ashram, Bandra, Mumbai 400 050

#### Minutes of the Meeting

Meeting: Departmental Advisory Board (DAB)

Date and Time: September 21, 2019 at 11.00am

Location: Conference Room, First floor (101)

#### In Attendance:

Dr. Sapna Prabhu, HOD, ECS Department, Fr. CRCE

Mr. Parag Doshi, Director, Chenao Information & Software Services Ltd.

Mr. Mustafa Fatakadawala, Tata Consultancy Services Ltd.

Mrs. Rupali Hirlekar, Larsen & Toubro Infotech Ltd.

Dr. D.V. Bhoir, PAC member, Electronics Department, Fr. CRCE

Prof. K. Narayanan, PAC member, Electronics Department, Fr. CRCE

Prof. Monica Khanore, PAC member, ECS Department, Fr. CRCE

Prof. Shilpa Patil, Programme Coordinator, ECS Department, Fr.CRCE

#### Agenda

- 1. To read out the minutes of the previous meeting
- Discussion on the scheme of the newly introduced course, B.E. in Electronics and Computer Science
- 3. Suggestions on building the infrastructure in view of the reframed course
- 4. Discussion on the further course of action in compliance with NBA
- 5. Any other matter with the permission of the Chair

Head of ECS Department, Dr. Sapna Prabhu who chaired the meeting, introduced and welcomed the new members. Prof. Shilpa Patil (Program Coordinator) read out the minutes of the previous meeting.

Dr. Sapna Prabhu informed all the members that the Department has been sanctioned by AICTE the change of undergraduate course from B.E. Electronics Engineering to B.E. Electronics and Computer Science. She briefed the members about the proposed scheme of ECS syllabus.

The DAB members agreed on the following suggestions in the proposed syllabus:

- 1. Inclusion of
  - i) Security of code and usability in Software Engineering subject
  - ii) Mobility in Operating Systems.
  - iii) Mean stack in 4th semester laboratory course,
  - iv) Design patterns in Object Oriented programming (JAVA)
  - One more subject on Cloud Computing in earlier semester (In place of Analysis of Algorithm)
  - vi) Mobile databases in DBMS
  - vii) Apache Server in Computer Networks
  - viii) Virtualization in COA
  - ix) UI technologies
- Unix operating system and Automata Theory are obsolete; hence can be removed from syllabus.
- Conducting industry expert talks to give the students perspective of the job requirements and conducting workshops to improve students' soft skills

Mr. Parag Doshi insisted that six months internship in the industry should be included in the syllabus that will give students exposure to the real life projects and industry working environment.

Mr. Mustafa informed about the AWS company for conducting certification courses in Cloud computing.

Regarding the infrastructure development, the DAB members expressed the need to connect the entire system to cloud, increase in bandwidth, more wifi points, availability of devices like tablets, ipad.

As Dr. Bhoir gave the overview of research projects going on in the department, Mr. Parag Doshi suggested that a team of faculty members may be formed to approve and give projects to students.

The meeting ended with vote of thanks by Dr. Sapna Prabhu.

#### SAMPLE - CIRCULAR PROGRAM ASSESSMENT COMMITTEE

FR.CONCEICAO RODRIGUES COLLEGE OF ENGINEERING
Fr. Agnel Ashram, Bandra, Mumbai 400 050
Department of Computer Engineering

Circula

14th January 2015

#### CIRCULAR

#### **Sub: Formation Programme Assessment Committee**

Programme Assessment Committee (PAC) has been constituted in the computer department. This Committee will review the Course Assessment Plans, Lecture Plans of the faculty members. The committee will review the unit test papers for the factors such as their correlation with the course outcomes, syllabus coverage and marking scheme availability. Constitution of PAC is as follows.

- 1. Prof. Merly Thomas, Member.
- 2. Prof. Swati Ringe, Program Coordinator.
- 3. Prof. Roshni padate, Member.

All the computer department faculty members are informed to submit their documents to the committee as and when asked for; as per the review schedule.

(DR. Sunil Surve)

H.O.D. Computer Dept.

Copy to: -

Prof. Merly Thomas

Prof. Swati Ringe

Prof. Roshni Padate

#### RECONSTITUTION OF PAC COMMITTEE-(2019-2020)

#### FR.CONCEICAO RODRIGUES COLLEGE OF ENGINEERING Fr. Agnel Ashram, Bandra, Mumbai 400 050 **Department of Computer Engineering** 2019-20

Date: 01/06/2019

#### Reconstitution of PAC committee

PAC committee is reconstituted and following are the member of PAC committee.

- 1) Dr. B. S. Daga, HOD Computer
- 2) Dr. Sunil Surve, PAC member
- 3) Dr. Sujata P. Deshmukh, NBA coordinator
- 4) Prof. Swati Ringe, PAC member
- 5) Dr. Sujata P. Deshmukh, PAC member
- 6) Prof. Merly Thomas, PAC member
- 7) Prof. Roshani Padate, PAC member

Following are the responsibilities of PAC members

- 1) Lesson plan assessment as per NBA process (Syllabus, CO, CO-PO-PSO mapping, Rubrics, list of experiments, tool, scheme)
- 2) Curriculum Gap and content beyond syllabus
- 3) Test Paper question framing as per Course CO
- 4) Attainment calculations

Dr. B. S. Daga HOD Computer

#### **SAMPLE - CIRCULAR PAC MEETING (2019-2020)**

FR.CONCEICAO RODRIGUES COLLEGE OF ENGINEERING
Fr. Agnel Ashram, Bandra, Mumbai 400 050
Department of Computer Engineering

Ref/: CRCE/COMPS/2019\_20/PACM/3

Date: 12/02/2020

CIRCULAR PAC Meeting

To,
The Faculty Members,
The Department of Computer Engineering,

A PAC Meeting is scheduled to be held on 12/02/2020 at 01:30PM in the Staff Room

Date: 12/02/2020 Time: 01.30PM

Venue: Computer Lab 704 (7th floor)

#### Agenda:

- 1. CO Assessment Plan (CO Statements, Mapping, Lecture Plan, Rubrics, Tools)
- 2. Test1 Question papers: Correlation of question with CO
  - Subject coverage
  - Marking Scheme/Evaluation guidelines Prepared
- 3. Assignments Plan
- 4. Curriculum Gap

All the faculty members are requested to attend the meeting. Schedule is attached with this.

**SIGNATURE** 

Dr. Sujata Deshmukh Program Co-ordinator

#### **SAMPLE - MINUTES OF PAC MEETING**

FR.CONCEICAO RODRIGUES COLLEGE OF ENGINEERING
Fr. Agnel Ashram, Bandra, Mumbai 400 050
Department of Computer Engineering

Ref/: CRCE/COMPS/2019\_20/PACMM/3

#### Minutes of PAC Meeting

Date: 12 Febuary 2020

Venue: Computer Lab 704 (7th floor)

Time: 1:30PM

Meeting was held by Program Assessment committee (PAC) with all the faculty members of Computer Engineering Department on  $02^{nd}$  August 2019.

Agenda:

ex

- 1. CO Assessment Plan presentation (CO Statements, Mapping, Lecture Plan, Rubrics, Tools)
- 2. Test1 Question papers: Correlation of question with CO
  Subject coverage
  Marking Scheme/Evaluation guidelines Prepared
- 3. Assignments: Mapping with CO with rubrics.

#### Discussion and Review was done during the meeting.

#### 1. CO Assessment Plan submission

Review done on the criteria:

CO Statements as per Blooms's Taxonomy,

CO-PO-PSO Mappings are present,

CO Assessment tools are present.

Rubrics are present for all tools of assessment.

Lecture Plan with teaching learning methods is prepared.

The faculties are suggested some modifications at various places in the CO assessment plan and informed to update their plans.

#### 2. Test1 Question papers

Review done on the syllabus portion for test Mapping of questions with CO and Evaluation guidelines are present.

#### 3. Assignments:

Review done on the Assignments for Mappings with CO and corresponding Rubrics.

SIGNATURE

Dr. Sujata Deshmukh Program Co-ordinator

C.C.: Dr. B. S. Daga,
Prof. Merly Thomas
Prof. Roshni Padate
Prof. Swati Ringe

#### Fr. Conceicao Rodrigues College of Engineering Department of computer Engineering 2019-20

PAC Review-meeting Schedule and Report

Date: 12 /02/20202

Sr.no	Faculty	Sign	Subject	Time	PAC Remark	PAC
51.110	Name					sign
1	Dr. Sunil					
	Krishnaji					-
	Surve					
2	Dr. Brijmohan Satyanarayan	13	SE	4:30	Agile forcers based in model suggest-el in	ha
3	Daga Dr. Sujata	90	DWM	1:30pm	use sans tool case	1.10
	Deshmukh	12	ALC: N		study Lesson Plan is evaluated with all contents	An-
4	Mrs. Merly		DC	1:45	Co. Po. Pso mospling OLESSON	0
	Thomas	a obs	-	pm	Plan, phactical Plans, Restore	2
	Puthiyadom	Own				
5	Ms. Roshni	1.11	GG	2:00	Co-po mapping, Assessment, Rubur Lecture plane - practical plan	Als
	Suresh	pour		pm	All present	
	Padate	porher	HMI	4:15pm	Co-po mapping, Assessment plan Dubsice, Lecture Plan, Practical	the h
		1			Plane	1 hrs
6	Mrs. Kalpana	-	CP	2:15	Co-po mapping, Lab plan, Tutord	
	Prasanna	Jeagan		pm	plan, Lecture plan, Assessment	Juli-
	Deorukhkar				Tools, Dubice - All present	
7	Mrs. Swati	13336	NLP	2:30	Rubics, Lecture Plan (a)	
	Mukul Ringe	1 900	13 Table	pm	Praetical high Kvaluahom . Ba	
	THE REAL PROPERTY.	134	OSTL		All Present	1/2
1		13.	OSIL		CO - PO mans	1
1					Evaluation, Lab plan, het of experiments [02 New	Thele
					- All in course fil	12

dulle for

	8	Mrs. Ashwini	Afansar	AOA	2:45	New Questin Pobe added
	8	Amit Pansare	Micor		pm	Suggest to include  Pot Conline Centrications  Harresten Bubum HackerRank
		Mrs. Dipali		CP	3:00	as no was produced mon man
	9	Yogesh Koshti	Mosh		pm	Lecture / Phachcal / Tutoval from 2 Ruberie , Test papers solutions
		Mrs. Supriya	X	SPCC	3:15	CO-PO mapping, Assessment plan And
	10	Shivanath	1		pm	Rubeice, Lecture / Practical plan (1 new experient)
		Kamoji				
	11	Mrs. Monali	1.2	CP	3:30	As enpreviour Record!
	11	Nitesh Shetty	The		pm	45%
	12	Mr. Sunil	1	CSS	3:45	CO-PO, PSO napping, Assessment Plan
eri,	12	Dilip	3//		pm	CO-PO, ASO mapping, Assessment Plan of Rubeies, technic plan, Praekal plan of hat of experients. Suggestion: Add Co, PO 11 mapping &
		Chaudhari	W.			Suggestion: Add Co, Doll Nulphy of
	13	Mr.		OS	4:00	co-po, tools, plans Rubrics
		Mahendra	/		pm	present. Vistof exply.  present me simpline present
		Chandrasingh	X			Suggested - raise target
		Mehra				Suggested - raise target

#### SAMPLE - CO ASSESSMENT PLAN

#### FR. Conceicao Rodrigues College Of Engineering

Father Agnel Ashram, Bandstand, Bandra-west, Mumbai-50
Department of Computer Engineering
S.E. (Computer) (semester III)
(2019-2020)

Course Outcomes & Assessment Plan

Subject: Digital Logic Design and Analysis (Course Code CSC302)

Credits-4

#### Syllabus:

#### 1. Number Systems and Codes:

Introduction to number system and conversions: Binary, Octal, Decimal and Hexadecimal number Systems, Binary arithmetic: addition, subtraction (1"s and 2"s complement), multiplication and division. Octal and Hexadecimal arithmetic: Addition and Subtraction (7"s and 8"s complement method for octal) and (15"s and 16"s complement method for Hexadecimal). Codes: Gray Code, BCD Code, Excess-3 code, ASCII Code. Error Detection and Correction: Hamming codes.

#### 2. Boolean algebra and Logic Gates

Theorems and Properties of Boolean Algebra, Boolean functions, Boolean function reduction using Boolean laws, Canonical forms, Standard SOP and POS form. Basic Digital gates: NOT, AND, OR, NAND, NOR, EXOR, EX-NOR, positive and negative logic, K-map method 2 variable, 3 variable, 4 variable, Don't care condition, Quine-McClusky Method, NAND-NOR Realization.

#### 3. Combinational Logic Design

Introduction, Half and Full Adder, Half subtractor Full Subtractor, Four Bit Ripple adder, look ahead carry adder, 4 bit adder subtractor, one digit BCD Adder, Multiplexer, Multiplexer tree, Demultiplexer, Demultiplexer tree, Encoders Priority encoder, Decoders, One bit, Two bit, 4-bit Magnitude Comparator, ALU IC 74181.

#### 4. Sequential Logic Design:

Introduction: SR latch, Concepts of Flip Flops: SR, D, J-K, T, Truth Tables and Excitation Tables of all types, Race around condition, Master Slave J-K Flip Flops, Timing Diagram, Flip-flop conversion, State machines, state diagrams, State table, concept of Moore and Mealy machine. Counters: Design of Asynchronous and Synchronous Counters, Modulus of the Counters, UP- DOWN counter, Shift Registers: SISO, SIPO, PIPO, PISO Bidirectional Shift Register, Universal Shift Register, Ring and twisted ring/Johnson Counter, sequence generator.

#### 5. Introduction to VHDL

Introduction: Fundamental building blocks Library, Entity, Architecture, Modeling Styles, Concurrent and sequential statements, simple design examples for combinational circuits and sequential circuits

#### 6. Digital Logic Families

Introduction: Terminologies like Propagation Delay, Power Consumption, Fan in and Fan out, current and voltage parameters, noise margin, with respect to TTL and CMOS Logic and their comparison

#### Course Objectives (optional):

- 1. To introduce the fundamental concepts and methods for design of digital circuits and a pre-requisite for computer organization and architecture, microprocessor systems.
- 2. To provide the concept of designing Combinational and sequential circuits.
- 3. To provide basic knowledge of how digital building blocks are described in VHDL.

#### **Course Outcomes:**

Upon completion of this course students will be able to:

CSC302.1: Perform number system and code conversions. (Comprehension)

CSC302.2: Design combinational circuits. (Apply)

CSC302.3: Design sequential circuits. (Apply)

CSC302.4: Design and implement a solution for a simple real world problem based on the learned concepts of digital Logic design. (Analyze , Apply)

#### Mapping of CO and PO/PSO

Relationship of course outcomes with program outcomes: Indicate 1 (low importance), 2 (Moderate Importance) or 3 (High Importance) in respective mapping cell.

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
	(Engg	(Ana)	(De	(inve	(tools)	(engg	(Env)	(Eth)	(ind	(com.)	(PM)	(life
	Know)		sign)	stiga)		Soci)			Team)			Long)
CSC302.1	3											
CSC302.2	3	2	3		1							
CSC302.3	3	2	3		1							
CSC302.4	3	3	3		3				2	2		
Course	3	2.6	3		1.6				2	2		
To PO												

CO	PSO1	PSO2
CSC302.1	3	
CSC302.2	3	
CSC302.3	3	
CSC302.4	3	
Course to PSO	3	

#### Justification

PO1: All COs are mapped to PO1 because engineering graduates will be able to apply the knowledge of mathematics & Digital electronics fundamentals to solve complex engineering problems.

Level 3 - The course demands mathematical concept to be applied to solve given problems. Also basic knowledge of digital electronics and fundamental of computer system is required.

PO2: CSC302.2, CSC302.3 and CSC302.4 are mapped to PO2 because the students analyze the given problem statement before designing the actual circuit.

Level 2 – CSC302.2 & CSC302.3 Before designing any circuit for the given problem, students perform basic level of pre-analysis. (Analysis Includes identifying inputs - outputs, deriving truth table, minimization of output expression, Identify method for minimization, identify components to be used)

Level 3 – CSC302.4 – In order to provide a solution to a real world chosen problem, students design and then analyze the behavior of a circuit. Here students do rigorous analysis to obtain the desired output.

PO3: CSC302.2, CSC302.3 and CSC302.4 are mapped to PO3 because the students design the digital circuits and implement them using hardware components.

Level 3: Because the course involves designing of various combinational and sequential circuits, students actually design the circuit and implement it in laboratory.

#### PO5:

CSC302.2 and CSC302.3 are mapped to PO5 because students use advance tool such as VHDL to analyze the basic combinational and sequential circuit.

Level 1 -Since basic analysis is done using VHDL.

**CSC302.4** maps to PO5 because the students use various tools for example VHDL, Arduino Uno various actuators and sensors etc. to simulate/implement a real world problem.

Level 3 - Since students translate real world problem to digital network and analyze the circuit using various tools; the nature of the problem is more complex here.

PO9: CSC302.4 is mapped to PO9 because the students work in a team to design and implement a solution for a chosen real world problem.

Level 2 - Since it's a mini project that give them first level of experience of being in a team; not rigorous team work is involved. Hence level is 2.

PO10: CSC302.4 is mapped to PO10 because the students explain mini project by demonstrating the project and also submit written report for the same.

Level 2 - basic level of presentation skills and written skills are expected.

**PSO1**: All COs are mapped to PSO1 because the graduates will be able to apply knowledge of Digital Electronics to simulate the real world problem.

#### **Course Outcomes Target:**

Upon completion of this course students will be able to:

CSC302.1: Perform number system and code conversions. (Comprehension)

CSC302.2: Design combinational circuits. (Apply) CSC302.3: Design sequential circuits. (Apply)

CSC302.4: Simulate real world problems using VHDL. (Analyze & Apply)

#### Target:

CSC302.1: 2.5 CSC302.2: 2.5 CSC302.3: 2.5 CSC302.4: 2.5

#### **Previous Years' Achievements**

CO	Year 2018-19	Year 2017-18
CSC302.1	1.88	2.36
CSC302.2	2.2	2.2
CSC302.3	2.36	2.04
CSC302.4	3	2.44

#### **CO Assessment Tools:**

CSC302.1: Perform number system and code conversions

Direct Methods(80%): Test 1 + Module Test 1 + Quiz1 + UniExamTh + UniExam Pr

CO1dm = 0.2T1 + 0.2 MT+ 0.2 Q1 + 0.2UTh + 0.2 UPr

InDirect Methods(20%): Course exit survey

CO1idm

CSC302.1 = 0.8\*CO1dm + 0.2\*CO1idm

Direct Methods	Weightage	Target	Date	Marks
Test 1	0.2	65% students will score minimum 65%		Q-1 (08M)
		marks (i.6. 6 or more out of 10)		
Module Test1	0.2	70% students will score minimum 70%	4 <sup>th</sup> week of July	10M
		marks (i.e. 7 or more out of 10)		
Quiz1	0.2	65% students will score minimum 70%	4 <sup>th</sup> week of July	20M
		marks (i.6. 14 or more out of 20)		
Uni Theory	0.2	60% students will score minimum 60%		80M
exam		marks (i.6. 48 or more out of 80)		
Uni. Practical	0.2	60% students will score minimum 70%		25M
Exam		marks (i.6. 17.5 or more out of 25)		

------

#### CSC302.2: Design combinational circuits.

Direct Methods(80%): (Test1+Test2) + Lab + Assignment1 + UniExamTh + UniExamPr

CO2dm = 0.2T1 + 0.2Lab + 0.2A1 + 0.2UTh +0.2UPr

InDirect Methods(20%): Course exit survey

CO2idm

CSC302.2 = 0.8\*CO2dm + 0.2\*CO2idm

Direct	Weightage	Target	Date	Marks
Methods				
Test	0.2	60% students will score minimum 60% marks (i.6. score 9 or more out of 15)	T1-14/8/19	<b>18M</b> Q-2(8)+Q-3(4) in T1 & Q-1 (6M) T2
Lab	0.2	70% students will score minimum 70%	Exp 1 to 7 &	80M
		marks.(i.e score 56 or more out of 80)	Exp 11	
Assignment1	0.2	70% students will score minimum 70% marks (i.6. score 07 or more out of 10)		10M
Uni Theory exam	0.2	60% students will score minimum 60% marks (i.6. 48 or more out of 80)		80M
Uni. Practical Exam	0.2	60% students will score minimum 70% marks (i.6. 17.5 or more out of 25)		25M

------

#### CSC302.3: Design sequential circuits.

Direct Methods(80%): Test2 + Module Test 2 + Lab + UniExamTh + UniExamPr

CO3dm = 0.2T2 + 0.2M2 +0.2Lab + 0.2UTh + 0.2UPr

InDirect Methods(20%): Course exit survey

CO3idm

CSC302.3 = 0.8\*CO3dm + 0.2\*CO3idm

Weightage	Target	Date	Marks
0.2	60% students will score minimum 60% marks	T2- 15/10/19	14M
	(i.6. score 9 or more out of 15)		[Q2(6) + Q3(8)] in T2
0.2	70% students will score minimum 70%	EXP 8,9,10 &	40M
	marks.(i.e score 28 or more out of 40)	12	
0.2	60% students will score minimum score 60%	1 <sup>st</sup> week of	20M
	marks (i.e. score 12 or more out of 20)	October	
0.2	60% students will score minimum 60% marks		80M
	(i.6. 48 or more out of 80)		
0.2	60% students will score minimum 70% marks		25M
	(i.6. 17.5 or more out of 25)		
	0.2 0.2 0.2	0.2 60% students will score minimum 60% marks (i.6. score 9 or more out of 15)  0.2 70% students will score minimum 70% marks.(i.e score 28 or more out of 40)  0.2 60% students will score minimum score 60% marks (i.e. score 12 or more out of 20)  0.2 60% students will score minimum 60% marks (i.6. 48 or more out of 80)  0.2 60% students will score minimum 70% marks	0.2 60% students will score minimum 60% marks (i.6. score 9 or more out of 15)  0.2 70% students will score minimum 70% EXP 8,9,10 & marks. (i.e score 28 or more out of 40)  12  0.2 60% students will score minimum score 60% arks (i.e. score 12 or more out of 20)  0.2 60% students will score minimum 60% marks (i.e. score 12 or more out of 20)  0.2 60% students will score minimum 60% marks (i.6. 48 or more out of 80)  0.2 60% students will score minimum 70% marks

------

<u>CSC302.4:</u> Design and implement a solution for a simple real world problem based on the learned concepts of digital Logic design.

Direct Methods(80%): MiniProject , lab

CO4dm = 0.2 Lab + 0.8 MP

InDirect Methods(20%): Course exit survey

CO4idm

CSC302.4 = 0.8\*CO4dm + 0.2\*CO4idm

Direct Methods	Weightage	Target	Date	Marks
Lab	0.2	70% students will score Exp. 3-12		100M
		minimum 70% marks.(i.e		
		score 14 or more out of 20)		
Mini Project	0.8	60% students will score	Submission:	15M
		minimum 70% marks.(i.e 1st and 2nd week of		
		score 10.5 or more out of October		
		15)		

#### **Content Beyond Syllabus:**

Introduction to IoT

#### **Curriculum Gap:**

Indicator	Poor	Average	Good	Excellent

- Introduction to 8085 Processor to get better and practical applications of registers and ALU.
- In order to understand current applications, trends and new directions in logic design following topics shall be covered.

Sr.No.	Curriculum gap contents	Action Plan
1	Introduction to IOT	Self-learning online resource is provided on
		Moodle and flip class room activity.

## List of Experiments with CO mapping

Sr. No	Title	СО
1.	To study and verify the truth table of various logic gates using ICs and realize Boolean expressions using gates.	CSC302.2
2.	To realize basic gates using universal gates.	CSC302.2
3.	To realize arithmetic circuits i) Half adder ii) Full adder iii) Half subtractor iv) Full subtractor.	CSC302.2
4.	To realize binary to gray code and gray code to binary converter.	CSC302.2
5	To realize parity generator and detector.	CSC302.2
6.	To Study multiplexer IC and realization of full adder using multiplexer IC	CSC302.2
7.	To realize 2 bit magnitude comparator.	CSC302.2
8.	Study of flip-flops using IC's	CSC302.3
9.	To realize shift registers using flip flops	CSC302.3
10.	To realize asynchronous 3 bit up counter.	CSC302.3
11	To realize combinational circuit using VHDL	CSC302.2
12.	To realize basic Sequential circuit using VHDL	CSC302.3
13.	Mini Project – Design and Implement a real world problem using learned concepts of digital Electronics	CSC302.4

# **Rubrics for Experiments:**

Analysis of problem and Circuit optimization (2)	More than two session late (0) Failed to do proper analysis, Very complex circuit(0.5)	Two sessions late (1)  Analysis done. The circuit is structured but unnecessary lengthy (1.5)	One session late (1.5) N.A.	Early or on time (2) Detailed analysis done. The circuit is structured and efficient.(2)
Output (4)	Failed to implement a complete design. Partial implementation. No output (1)	Hardware implementation done but failed to show output due to some error. (2)	Hardware implementation done.  Output shown but some of the test cases not working. (3)	Expected output shown. All test cases verified.  (4)
PostLab Assignment (2)	Not able to solve(0)	Able to solve 25% (1)	Able to solve 50%(1.5)	Able to solve all questions(2)

#### **Rubrics for the Mini Project:**

Mini project that covers design and implementation of important Digital circuits' concepts of the course, is allotted to the students in groups. The requirements will be announced in advance and discussed in class. The students' progress on their project will be discussed in the practical session and faculty office. Finally at the time of submission the students will present the demonstration of their project in lab session and submit a report for the same.

Indicator	Poor	Average	Good	Excellent
Timeline Maintains project deadline (2)	More than two session late (0.5)	Two sessions late (1)	One session late (1.5)	Early or on time (2)
Completeness Complete all parts of project (3)	< 40% complete (1)	~ 60% complete (2)	~ 80% complete (2.5)	100% complete(3)
System Design (3) Block diagram And circuit realization	NA	Designed circuit with basic gates (2)	Designed with NAND or NOR but not minimum (2.5)	Correct Designed with NAND or NOR Logic (3)
Report Submission(2)	N/A	Submitted one session late (1)	Partial steps are followed (1.5)	All steps are followed and well documented (2)

#### Schedule of mini project submission:

Stages of mini project	Date of submission
Project topic submission	16-Sep-2019
Analysis submission	23-Sep-2019
Design Submission	30-Oct-2019
Implementation	Second week of October

# Rubrics for Assignments:

Indicator	Very Poor	Poor	Average	Good	Excellent
Timeline (2)	Assignment not submitted (0)	More than one week late (0.5)	Two weeks late (1)	One week late (1.5)	Early or on time (2)
Organization (2)	N/A	Very poor readability and not structured (0.5)	Poor readability and somewhat structured (1)	Readable with one or two mistakes and structured (1.5)	Very well written and structured without any mistakes (2)
Solution (3)	N/A	All solutions incorrect (0)	More than 50% Solutions are incorrect (1)	20-30% solutions incorrect (2)	All problems solved correctly (3)
Depth and breadth discussion (3)	N/A	None in evidence; superficial at most (0.5)	Minor points/inform ation may be missing and discussion is minimal (1)	Discussion centers on some of the points and covers them adequately (2)	Information is presented in depth and is accurate (3)

#### **Assignments:**

#### **ASSIGNMENT 1:**

Date of Assignment: 30-08-2019

Date of submission: 12-09-2019

**Date of submission: 12-09-2019** Year: 2019-2020

Maps to CSC302.2: Design Combinational circuits

#### Real world problems:

**Q-1** A step in space vehicle checkout depends on 4 sensors s1, s2, s3 and s4. Circuit is properly working if sensors s2 and at least two of the other three sensors are at logic 1. Implement the system.

Q-2 Design a circuit with 4 inputs that has outputs with a binary value equal to the number of inputs that are HIGH.

**Q-3** Design a combinational logic circuit with a single output that will serve as an "auto buzzer circuit in a car. The circuit should output a HIGH signal (to sound a buzzer) for each of the following conditions:

- 1) A driver's DOOR is open and the KEYS are in the ignition.
- 2) If the SEAT is occupied and the SEATBELTS are not buckled and the KEYS are in the ignition.

Determine the truth table for the circuit described above. Determine the minimal circuit and draw it using NAND gates only.

[Hint: A – Door (1 - open , 0 - closed) , B – KEYS (1 – in ignition , 0 – Not in ignition), C – SEAT (1- occupied, 0 not occupied), D – SEAT BELT (1 – buckled, 0 – not buckled)]

Q-4 A bank wants to design an alarm system for its safety. The alarm will sound.....

- 1) If bank is open (B=1) and there is a robbery (R=1) , alarm at bank (BA=1) and police station (PA=1) will sound
- 2) If bank is closed (B=0) and there is a robbery (R=1), alarm will sound at police station only (PA=1).
- 3) If there is a fire (F=1) while the bank is open (B=1), the alarm will sound in the in the bank (BA=1) and fire station (FA=1).
- 4) If there is fire (F=1) while the bank is closed (B=0), alarm will sound at fire station (FA=1) only.

Determine the truth table and design the circuit using basic gates (AND, OR, NOT, EXOR etc).

#### Design problems:

- Q-5 Design 4- bit BCD subtractor using 4-bit parallel adder (IC 7483).
- Q-6 Design BCD to seven segment display decoder.
- Q-7 Design a combinational logic circuit that will multiply two 2-bit numbers.
- **Q-8** Simplify using Quine's McCluskey method.  $F(A,B,C,D) = \Sigma m(0,1,4,5,9,10,12,14,15) + \Sigma d(2,8,13)$ .

[04]

Verify your answer using KAMP.

Q-9 Design 32:1 MUX using 4:1 MUX. How many MUX do you need?

Q-10 Design 24-bit magnitude comparator using IC 7485.

**Q-11** Implement following Boolean function using 4:1 MUX.  $F(A,B,C,D,E) = \Sigma m(0,1,2,3,6,8,9,10,13,15,17,20,24)$ 

#### **Module Test 1:**

Class: S.E. Comp (Sem III) Date: 26-07-2019
Subject: DLDA Time: 11:00 to 12:00

Maps to CO1: Perform number system conversion

#### Set-1

Q-1 Convert decimal number 576.24 into Binary, ,octal, base 9 and Hexadecimal. [04]
Q-2 Construct Hamming code for 1010 using odd parity. [04]
Q-3 Convert (-89) into equivalent signed magnitude, 1'complement and 2'scomplement form [04]
Q-4 Perform subtraction using 2's complement. (62)<sub>10</sub> –(99)<sub>10</sub> [04]
Q-5 Perform subtraction using 16's complement [04]
i) (CB1)<sub>16</sub> – (971)16
ii) (426)<sub>16</sub> – DBA)<sub>16</sub>

#### Set -2

- Q-2 Construct Hamming code for 1010 using even parity. [04]
  Q-3 Convert (-80) into equivalent signed magnitude, 1'complement and 2'scomplement form [04]
  Q-4 Convert (47.3)<sub>10</sub> to Gray code [04]
  Q-5 Perform Following [04]
  - i) addition of (34)8 and (62)8.
  - ii) Perform (289)<sub>H</sub> (1AD)<sub>H</sub> without converting to any other base.

Q-1 Convert decimal number 1762.46 into Binary, octal, base 7 and Hexadecimal.

#### **Module Test 2:**

Brach/ Semester: Computer/III Date: 09-10-2019
Course: DLDA (CSC302) Duration: 1 Hr.

Q-1 Implement following logic function using 8:1 Mux. [06]

 $F(A,B,C,D) = \Sigma m(1,3,5,10,11,13,14)$ 

Q-2 Design Mod – 6 asynchronous counter. Also draw timing diagram. [07]

Q-3 Design MOD-6 synchronous counter using T flipflops. [07]

OR

Q-3 Design synchronous counter for the following sequence

0-> 1 -> 3 -> 4 -> 6 -> 0

#### FR. Conceicao Rodrigues College Of Engineering

Father Agnel Ashram, Bandstand, Bandra-west, Mumbai-50
Department of Computer Engineering
S.E. (Computer) (semester III)

Lesson Plan: Digital Logic Design And Analysis

Semester III Year: 2019-20 Modes of Content Delivery:

i	Class Room Teaching	V	Self Learning Online Resources	lx	Industry Visit
ii	Tutorial	vi	Slides	X	Group Discussion
iii	Remedial Coaching	vii	Simulations/Demonstrations	xi	Seminar
iv	Lab Experiment	viii	Expert Lecture	xii	Case Study

Lect. No.	Portion to be covered	Planned date	Actual date	Content Delivery Method/Lea rning Activities	Refere nce materi al
	MODULE 1: Number Systems and Codes				
1.	Introduction to the subject, Revision of Binary, Octal, Decimal and Hexadecimal number Systems.	1/7/19	1/7/19	Class Room Teaching	i
2	Number system conversion and Numerical on number system conversion	3/7/19	3/7/19	Class Room Teaching	i
3	Number system conversion and Numerical on number system conversion	4/7/19	4/7/19	Class Room Teaching	i
4	Binary Arithmetic: Binary Addition and Subtraction (1's complement and 2's complement)	5/7/19	5/7/19	Class Room Teaching	i
5	Multiplication & Division	8/7/19	8/7/19	Class Room Teaching	1
6	Octal and Hexadecimal arithmetic	10/7/19	10/7/19	Class Room Teaching	1
7	Codes: Gray, BCD, Excess 3 , ASCII Code	11/7/19	11/7/19	Class Room Teaching	1

8	Error Detection and correction codes:	12/7/19	12/7/19	Class Room	i, iv
	Hamming codes :			Teaching	
	MODULE 2:Boolean Algebra and Logic Gat				
9	Theorem and properties of Boolean algebra.	16/7/19	16/7/19	Class Room	i
	Boolean functions and function reduction	20,7,20	20,7,20	Teaching	`
	using Boolean laws.				
10	Canonical forms: SOP ,POS	17/7/19	17/7/19	Class Room Teaching	l,iv
11	Basic Digital gates: NOT , AND , OR , NAND , NOR , EXOR , EX-NOR, positive and negative logic. NAND-NOR Realization	18/7/19 (cancelled due to talk)	19/7/19	Class Room Teaching [Video1]	i, iv
				[TPS activity]	
12	K-map method 2 variable, 3 variable, 4 variable, Don"t care condition	19/7/19	22/7/19	Class Room Teaching	i, iv
13	K-map method 2 variable, 3 variable, 4 variable, Don"t care condition.	23/7/19	23/7/19	Class Room Teaching	i, iv
14	Solving more problems using K-Maps and	24/7/19	24/7/19	Class Room Teaching [TPS activity]	i, iv
15	Quine-McClusky Method, NAND-NOR Realization.	25/7/19	25/7/19	Class Room Teaching	i, iv
16	Quine-McClusky Method Quine-McClusky Method. NAND-NOR Realization.	26/7/19	25/7/19	Class Room Teaching	i, iv
17	Module Test1 -1	30/7/19	26/7/19		
	Module 3: Combinational Logic Design				
18	Introduction to combinational logic, Half Adder , Full Adder	31/7/19	30/7/19	Class Room Teaching	i
19	Half Subtractor , Full subtractor	1/8/19	31/7/19	Class Room Teaching	i
20	Four Bit Ripple adder, look ahead carry adder, 4 bit adder subtractor	2/8/19	2/8/19	Class Room Teaching	I
21	Code converters : Binary to Gray, Gray to Binary, BCD to Binary, Binary to BCD	6/8/19	6/8/19	Class Room Teaching, Lab	i, iv

				Experiment	
22	Code converters: BCD to EX-3, EX-3 to BCD	7/8/19	7/8/19	Class Room Teaching	i, iv
23	One digit BCD Adder, One digit BCD Subtractor	8/8/19	8/8/19	Class Room Teaching	i
24	Encoders, Priority encoder, Decoders	9/8/19	9/8/19	Class Room Teaching	i, iv
25	Multiplexer, Multiplexer tree	20/8/19	20/8/19	Class Room Teaching, Lab Experiment	i, iv
26	Demultiplexer, Demultiplexer tree	21/8/19	21/8/19	Class Room Teaching	i, iv
27	One bit, Two bit, 4-bit Magnitude Comparator, ALU IC 74181.	22/8/19	22/8/19	Class Room Teaching, Lab Experiment	i, iv
	Module 4: Sequential Logic Design				
28	Introduction: SR latch , Concepts of Flip Flops: SR, D, J-K, T,	23/8/19	23/8/19	Class Room Teaching [video2]	I
29	Truth Tables and Excitation Tables of all types, Race around condition	27/8/19	27/8/19	Class Room Teaching, Lab Experiment	I
30	Master Slave J-K Flip Flops, Timing Diagram,	28/8/19	28/8/19	Class Room Teaching	1
31	Flip-flop conversion	29/8/19	29/8/19	Class Room Teaching	i, iv
32	Shift Registers: SISO, SIPO, PIPO, PISO	30/8/19	1/9/19	Class Room Teaching	i, iv
33	Bidirectional Shift Register	11/9/19	13/9/19	Class Room Teaching	i, iv
34	Universal Shift Register	12/9/19	17/9/19	Class Room Teaching, Lab	i, iv

				Experiment	
35	Ring and twisted ring/Johnson Counter	13/9/19	18/9/19	Class Room Teaching	i, iv
36	State machines, state diagrams, state tables. Concept of Moore and Mealy machine.	17/9/19	18/9/19	Class Room Teaching	i, iv
37	Counters: Design of Asynchronous Counters	18/9/19	19/9/19	Class Room Teaching, Lab Experiment [Video3]	i, iv
38	Counters: Design of Synchronous Counters	19/9/19	20/9/19	Class Room Teaching	i,iv
39	Modulus of the Counters	20/9/19	24/9/19	Class Room Teaching	i,iv
40	UP- DOWN counter	24/9/19	25/9/19	Class Room Teaching	i,iv
41	Sequence generator.	25/9/19	26/9/19	Class Room Teaching	i,iv
	Module 5: Introduction to VHDL	1	1	1	
42	Introduction: Fundamental building blocks Library, Entity	26/9/19	3/10/19	Class Room Teaching, slides	iii,v
43	Architecture, Modeling Styles	27/9/19	3/10/19	Class Room Teaching, slides	iii,v
44	Concurrent and sequential statements.	30/9/19	4/10/19	Class Room Teaching, slides	iii,v
45	simple design examples for combinational circuits, simple design examples for Sequential circuits.	1/10/19	4/10/19	Class Room Teaching, Lab Experiment	iii,v
	Module 6: Digital Logic Families				
46	Introduction: Terminologies like Propagation Delay, Power Consumption, Fan in and Fan	3/10/19	9/10/19	Class Room Teaching	1

	out , current and voltage parameters, noise				
	margin,				
47	Comparison of TTL and CMOS Logic	4/10/19	9/10/19	Class Room	T
				Teaching	
48	Flipped class room activity for ½ an hour and	5/10/19	11/10/1	Class Room	
			9	Teaching	
	University Question papers Solution for ½ an				
	hour				
	11041				
					1

Resource	Topic	Source	Туре
Video1	Transistors and	https://www.youtube.com/watch?v=SW2Bwc17_wA	You tube
	Boolean logic		
Video2	RS Flip Flop	https://www.youtube.com/watch?v=pv3MZMoo0	You tube
Animation			
Video3	Introduction	https://www.youtube.com/watch?v=iaIu5SYmWVM	You tube
	to counter		

#### Text Books/ Reference Books:

#### TextBooks:

#### **Text Books:**

- 1. R. P. Jain, "Modern Digital Electronics", Tata McGraw Hill.
- 2. Yarbrough John M., "Digital Logic Applications and Design", Cengage Learning
- 3. J. Bhasker." VHDL Primer", Pearson Education

#### Reference Books:

- 4. M. Morris Mano, "Digital Logic and computer Design", PHI.
- 5. Douglas L. Perry, "VHDL Programming by Example", Tata McGraw Hill.
- 6. Donald p Leach, Albert Paul Malvino, "Digital principles and Applications", Tata McGraw Hill.

Year: 2019-20

## FR. Conceicao Rodrigues College Of Engineering

Father Agnel Ashram, Bandstand, Bandra-west, Mumbai-50
Department of Computer Engineering
S.E. (Computer) (semester III)

(2019-2020)

#### LABORATOTY PLAN: DIGITAL SYSTEM LAB

#### Semester III

Sr.	Title	СО	Planned		Act	ual	
No			dates		da	tes	
	BATCH →			Α	В	С	D
1.	To study and verify the truth table of various logic gates using ICs and realize Boolean expressions using gates.	CSC302.2	3 <sup>rd</sup> week of July	17/7/19	16/7/19	15/7/19	15/7/19
2.	To realize basic gates using universal gates.	CSC302.2	4 <sup>th</sup> week of July	24/7/19	23/7/19	22/7/19	22/7/19
3.	To realize arithmetic circuits i) Half adder iii) Full adder iii) Half subtractor iv) Full subtractor.	CSC302.2	1 <sup>st</sup> week of August	31/7/19	30/7/19	29/7/19	29/7/19
4.	To realize binary to gray code and gray code to binary converter.	CSC302.2	2 <sup>nd</sup> week of August	7/8/19	6/8/19	6/8/19	6/8/19
5	To realize parity generator and detector. (New)	CSC302.2	4th week of August	21/8/19	20/8/19	20/8/19	20/8/19
6.	To Study multiplexer IC and realization of full adder using multiplexer IC.	CSC302.2	1st week of September	28/8/19	27/8/19	27/8/19	27/8/19
7.	To realize 2 bit magnitude comparator.	CSC302.2	1st week of September	28/8/19	27/8/19	27/8/19	27/8/19
8.	Study of flip-flops using IC's	CSC302.3	2 <sup>nd</sup> week of September	11/9/19	17/9/19	16/9/19	16/9/19
9.	To realize shift registers using flip flops	CSC302.3	2 <sup>nd</sup> week of September	18/9/19	17/9/19	24/9/19	24/9/19
10.	To realize asynchronous 3 bit up counter.	CSC302.3	3 <sup>rd</sup> week of September	25/9/19	24/10/19	30/9/19	30/9/19

11	To realize combinational	CSC302.2	3rd week of	9/10/19	1/10/19	7/10/19	7/10/19
	circuit using VHDL	CSC302.4	September				
12.	To realize basic Sequential	CSC302.3	4 <sup>th</sup> week of	9/10/19	1/10/19	7/10/19	7/10/19
	circuit using VHDL	CSC302.4	September				
13.	Mini Project	CSC302.4		Submission 2 <sup>nd</sup> week of October			

#### SAMPLE - GUEST LECTURE (2019-2020)



## Web Design Lab

Expert lecture on BOOTSTRAP Subject In charge: Prof. Mahendra Mehra

Class: TE Computers

Semester: V

## Agenda?



Creating an effective web-based Resume for Placements.



Hosting the web-based resume on GitHub pages.

Benefits of GitHub Student Developer pack.

#### PREREQUISITE: Basics of HTML, CSS and JAVASCRIPT

Date: Sunday, 2nd August 2020.


Time: 3:00 Pm to 4:00 Pm

Meeting ID: https://meet.google.com/zjp-mgrg-ynj

## "Creative solutions, creative results."



Mr. Rathil Patel Solution Engineer, Browserstack





www.frcrce.ac.in

## **SAMPLE - CO ATTAINMENT** (2019-2020)

#### FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING Department of Computer Engineering

SUBJECT: Digital Logic Design & Analysis (CSC302) BRANCH/SEMESTER: COMPUTER /III Academic Year: 2019-20

CSC302.1 : Perform number system and code conversions Target: 2.5

Assessment Tools	Weightage	NO. of successful students	vo.	Percentage	Level	Attainment
DIRECT METHODS						
		No. of students scoring >= 4.8 out of 8 in Q-1				
TEST	0.2	(T1)	60	84.51	3	0.6
60% students will score minimum 60% marks						
MODULE TEST1	0.2	No. of students scoring >=14 out of 20 in ass1	47	71.21	1	0.2
70% students will score minimum 70% marks						
QUIZ	0.2	No. of students scoring >=14 out of 20 in Quiz1	58	81.69	2	0.4
65% students will score minimum 70% marks						
UNI THEORY	0.2	No. of students acoring >= 48 out of 80	50	70.42	2	0.40
60% students will score minimum 60% marks						
UNI PRACTICAL	0.2	No. of students acoring >= 17.5 out of 25	70	98.59	3	0.6
60% students will score minimum 70% marks						
INDIRECT METHOD						2.2
Course Exit Survey	1	No. of students agree + strongly agree	65	1	3	3
75% students will score minimum 75% marks		No. of respondents = 65				
No. of students	71					

Levels	Test	QUIZ	Module Test	End sem exam(TH)	End sem exam(PR)	Survey
1 (Low)	60-69	65-74	70-79	60-69	60-69	75-80
2 (Medium)	70-79	75-84	80-89	70-79	70-79	81-85
3 (High)	80 and above	85 and above	90 and above	80 and above	80 and above	86 above

CO1 Attainment = 2.36

Target: 2.5

SUBJECT: Digital Logic Design & Analysis (CSC302) BRANCH/SEMESTER: COMPUTER /III

CSC302.2:\_Design combinational circuits

Academic Year: 2019-20

Assessment Tools	Weightage	NO. of successful students		Percentage	Level	Attainment
DIRECT METHODS						
		No. of students scoring >= 10.8 out of 18 in Q-				
TEST (T1+T2)	0.2	2(8)+Q-3(4) in T1 & Q-1 (6M) T2	47	66.20	1	0.2
60% students will score minimum 60% marks						
		No. of students scoring >=56 out of 80 in exp1-				
LAB	0.2	7,11	70	98.59	3	0.6
70% students will score minimum 70% marks						
ASSIGNMENT	0.2	No. of students scoring >=14 out of 20 in Quiz1	69	97.18	3	0.6
60% students will score minimum 70% marks						
UNITHEORY	0.2	No. of students acoring >= 48 out of 80	50	70.42	2	0.4
60% students will score minimum 60% marks						
UNI PRACTICAL	0.2	No. of students acoring >= 17.5 out of 25	70	98.59	3	0.6
60% students will score minimum 70% marks						
INDIRECT METHOD						2.4
Course Exit Survey	1	No. of students agree + strongly agree	65	1	3	3
75% students will score minimum 75% marks		No. of respondents = 65				
No. of students	71					

Levels	Test	ASSIGNMENT	LAB	End sem exam(TH)	End sem exam(PR)	Survey
1 (Low)	60-69	60-69	70-79	60-69	60-69	75-80
2 (Medium)	70-79	70-79	80-89	70-79	70-79	81-85
3 (High)	80 and above	80 and above	90 & above	80 and above	80 and above	86 above

CO2 Attainment = 2.52

SUBJECT: Digital Logic Design & Analysis (CSC302)

BRANCH/SEMESTER: COMPUTER /III

Academic Year: 2019-20

CSC302.3 : Design sequential circuits. Target : 2.5

Assessment Tools	Weightage	NO. of successful students		Percentage	Level	Attainment
DIRECT METHODS						
		No. of students scoring >= 9 out of 14 in Q2(6) +				
TEST (T2)	0.2	Q3(8) in T2	31	43.66	0	0
60% students will score minimum 60% marks						
		No. of students scoring >=28 out of 40 in				
LAB	0.2	exp8,9,10,12	70	98.59	3	0.6
70% students will score minimum 70% marks						
MODULE TEST2	0.2	No. of students scoring >=14 out of 20 in Quiz1	57	80.28	3	0.6
60% students will score minimum 70% marks						
UNI THEORY	0.2	No. of students acoring >= 48 out of 80	50	70.42	2	0.4
60% students will score minimum 60% marks						
UNI PRACTICAL	0.2	No. of students acoring >= 17.5 out of 25	70	98.59	3	0.6
60% students will score minimum 70% marks						
INDIRECT METHOD						2.2
Course Exit Survey	1	No. of students agree + strongly agree	65	1	3	3
75% students will score minimum 75% marks		No. of respondents = 65				
No. of students	71					

Levels	Test	Module Test	LAB	End sem exam(TH)	End sem exam(PR)	Survey
1 (Low)	60-69	60-69	70-79	60-69	60-69	75-80
2 (Medium)	70-79	70-79	80-89	70-79	70-79	81-85
3 (High)	80 and above	80 and above	90 & above	80 and above	80 and above	86 above

CO3 Attainment = 2.36

SUBJECT: Digital Logic Design & Analysis (CSC302)

BRANCH/SEMESTER: COMPUTER /III Academic Year: 2019-20

CSC302.4: Design and implement a solution for a simple real world problem based on the learned concepts of digital Logic design

Target: 2.5

Assessment Tools	Weightage	NO. of successful students		Percentage	Level	Attainment
DIRECT METHODS						
		No. Of students scoring 14 or more out of 20 in				
LAB	0.2	EXP 11,12	71	1.00	3	0.6
70% students will score minimum 70% marks						
MINI PROJECT	0.8					
65% students will score minimum 70% marks		No. of students score 10.5 or more out of 15 =	71	1.00	3	2.4
						3
INDIRECT METHOD						
Course Exit Survey	1	No. of students agree + strongly agree	64	0.98	3	3
		No. of respondents = 65				

Level	Lab	Mini Project
1	70-79	65-74
2	80-89	75-84
3	90 & above	85 and above

CSC302.4 Attainment = 3

SUBJECT: Digital Logic Design & Analysis (CSC302) BRANCH/SEMESTER: COMPUTER /III

Academic Year: 2019-20

СО	Description	Attainment
	Perform number system and code conversions	
CSC302.1		2.36
	Design combinational circuits	
CSC302.2		2.52
	Design Sequential circuits	
CSC302.3		2.36
	Design and implement a solution for a simple real world problem based on the learned	
	concepts of digital Logic design	
CSC302.4		3

#### PO Attainment

CO Number	Course Outcome	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	CO Attain
	Perform number system and code	3												3		
CSC302.1	conversions	,														2.36
CSC302.2	Design combinational circuits.	3	2	3	1									2		2.52
CSC302.3	Design sequential circuits.	3	2	3	1									3		2.36
CSC302.4	Design and implement a solution for a simple real world problem based on the learned concepts of digital Logic design	3	3	3	3					2	2			3		3
Total		12	7	9	5					2	2			11		
CO-PO MATRIX		3	2.33	3.00	1.67					2	2			2.75		
PO ATTAINMENT		1.92	2.77	2.6	2.86					3	3			2.55		

#### **BE - FINAL YEAR PROJECT ASSESSMENT**

BE - PROJECTS - PLAN

## Fr. Conceicao Rodrigues College of Engineering

# Department of Computer Engineering 2019-2020

## Project Activity Schedule

**B.E Computer Engineering** 

B.E Computer Engineeri		Class
Date/week	Activity	Class
First week of May/End	Project Idea Submission Notice for Students and faculty	TE -6
of April	Period for idea submission- Till 3July 2019	
BE-7 Activities	In the state of th	
July 1/2 week	Project topic approval Presentation	BE-7
(08/072019)		-
July 3 / 4 week	Assigning guides to Project	
(24/07/2019)		-
August1/2 week	Final project problem definition with guide(with research	
(Till 03/08/2019)	Papers)- Assigning new topics to Rejected project topic based	
	on project idea submitted by faculties/ revision of Problem definition	
Cantanilan 2/2 masle		BE-7
September 2/3 week	Mid term Presentation1 with research Papers and work	BE-/
(11/09/2019) October 1/2 week	attempted 40%	BE-7
(05/10/2019)	Mid term Presentation2 with work attempted 80%	BE-/
October 2/3week	Report submission and 100% work done	BE-7
October 2/3week	Report submission and 100% work done	DE-/
As per university	Oral exam and TW report evaluation	BE-7
schedule	•	
BE-8 Activities		
February 1 / 2 week	Mid term Presentation1-	BE-8
(10/02/2020)	1)Rough draft1 of research paper	
	2)Product features specifications with market research	
	3) Abstract submission to conferences or Journals	
March 1 / 2 week	Mid term Presentation2 -	BE-8
	1)Final draft2 of research paper	
	2)Product features Implementation	
	3) Final paper submission to conferences or Journals	
March 3 / 4week	1)Implementation /demo to guide- Possibility checking for	
	Product / Patent	
	2) Poster draft1	
March 4 week	1)Draft Report1 and Poster draft2 submission	BE-8
	2) Final product demo to Guide	
March 4 week	Draft Report2 submission- Revised demo to guide	BE-8
April 1 week	Final Report submission and final poster	BE-8
April 1 week	Poster submission	BE-8
As per university	Oral exam and TW Report evaluation	
schedule		

## **SAMPLE - ACADEMIC AUDIT (2019-2020)**

Date: 03, July 2019

To,

The Principal,

FR.C.R.C.E., Bandra, Mumbai.

Subject: Request to sanction the honorarium for the member of Academic audit of Computer Department.

Dear Madam,

The department of Computer Engineering has rescheduled the Academic audit on 4th July 2019. So I request you to cancel the earlier approval to sanction the honorarium of Rs. 3000 and to consider the new revised remuneration of Rs. 5000 for the member mentioned below.

Sr.	Name of DAB Member	Designation	Amount
No. 1	Dr. Abhijit Joshi	Associate Professor, Comp Department, D.J. Sanghavi College Engineering, Mumbai	e of Rs.5000.00

Thanks and Regards,

(Prof. Sujata Deshmukh)


Coordinator, Computer Department.

2.1.1

## Audit Observations by Dr. A.R. Joshi dated 04-07-19

- 1. The target level needs to be revised at program level for attainment.

  The data of previous year results should be used to set the new target level.
- 2. Quality of assessment should remain constant across all the assessment tools used for a particular course. It should be the policy of the department as the college is trying for autonomy.
- 3. Quality Paper publication should be increased.
- 4. Journals/conferences/ projects competitionparticipation of students and faculties require to be increased.
- 5. More innovative methods for teaching learning processing should be used
- 6. The awareness of the processes and its implementation must be rigorous.
- 7. Use of Moodle for teaching material





SOCIETY OF ST. FRANCIS XAVIER, PILAR'S

# FR. CONCEICAO RODRIGUES COLLEGE OF ENGINEERING

(Approved by AICTE & Affiliated to University of Mumbai)

Fr. Agnel Ashram, Bandstand, Bandra (W), Mumbai - 400 050. Phone: (022) 6711 4000, 67114101, 6711 4104 • Fax: 6711 4100 Website www.frcrce.ac.in • Email : crce@fragnel.edu.in

Ref.: CRCE / 2019

Date: July 4, 2019.

To, Dr. Abhijit Joshi Professor D.J. Sanghvi College of Engg. Mumbai

> Sub.: Thanksgiving for being an Expert for Department Audit - Computer Engineering Dept.

Dear Sir,

We are very much thankful to you for conducting the Audit of the Computer Engineering Dept. of our College today, 4th July 2019 successfully and giving your valuable feedback.

Thanking you once again.

Yours faithfully,

(DR. SRIJA UNNIKRISHNAN) PRINCIPAL

Ricer

### Fr. Conceicao Rodrigues College of Engineering

Computer Engineering Department Academic Audit Term 2019-2020

Name of the Faculty: Dr. Sunil Surve

Courses Taught: 1.(First Semester )Microprocessor

2. (Second Semester) Machine Learning

Sr.No.	Parameters to be verified	Very Good (4) Good(3) Adequate (2) Needs Improvement (1)	Remark
1	Lesson Plan and Execution	3	
2	Text and Reference	dy	
3	Resource material available to students	3	
4	Rubrics Created and followed for assessment	3	
5	Mapping of COs with POs and PSOs	3	
6	Delivery Mechanism	3	
7	Content Beyond Syllabus	4	
8	Quality of UT Question Paper	4	
9	Quality of Lab Manual	-	
10	Students Performance evaluation methods, analysis of assessment results and corrective measures.	5	
11	Methods adopted for improving performance of weak students	3	
12	Help rendered to students w.r.t. career/skill development	V	
13	Projects Guided	V	
14	Any administrative responsibility handled	~	

Audited By: 70 A. R. 105H)

Sign: 4 7 [19